There is a strong development activity constantly ongoing in the electronics packaging industry to find new and costeffective packaging solutions. At the same time that existing package technology solutions are being pushed to the limit, completely new and revolutionary electronics manufacturing solutions are emerging to the market. A great challenge in the ongoing development is to be able to create a package technology solution that provides further miniaturization and improved electrical performance with a cost effective and robust manufacturing concept. In this paper the IMB technology concept is reviewed with a focus on technology capability, reliability, production quality and potential application areas. The cost impact of different production process alternatives are studied and reviewed.
Introduction
Today's mobile handset market is driving the development of novel technology solutions to improve product performance, shrink the form size and still maintain low total cost of ownership. One of the current package solutions has been to stack components in 3D format utilizing wirebonding or soldering techniques. However these solutions have limitations and thus the industry is in search of new packaging technologies to further improve the product performance and miniaturization.
Embedding components inside a PCB motherboard or a substrate provides literally a new dimension to achieve the needs of today's high end electronics manufacturing. Component embedding inside a substrate is not a completely new idea, and several technology approaches have been in development over the years -the first real attempt to commercialize an embedding technology was done by GE in mid 80's. [1] But only now has the market evolved to accept component-embedding solutions and at the same time the infrastructure has matured to a level where component embedding becomes a commercially viable solution.
Imbera IMB Technology Solution
Imbera Electronics has worked in the area of embedded The IMB manufacturing process is presented in Figure   4 . The process begins with a metal foil onto which microvias and alignment marks are drilled with a laser.
Non-conductive paste (NCP) is printed onto the foil and passive and/or active components are assembled using a chip shooter or flip chip bonder. A minimum of 3 μm copper or gold metallization is required on the component pad openings. Typically the components are assembled with a chip shooter due to its faster processing time, which helps to minimize the cost of embedding. After the components are assembled and the NCP is cured, the PCB core is manufactured around the components using standard pre-preg materials. The pre-preg has pre-manufactured openings in the area of the embedded components. Material can then be selected based upon the product requirements (normal FR-4, high Tg FR-4, or BT epoxy). Once the pre-preg is cured with a PCB pressing machine, the copper foil is patterned to form the desired routing layer. Several PCB process flows can then be selected based upon the product requirements. In the motherboard applications, the manufacturing is typically done using a minimum 50 μm L/S process. With more advanced structures -such as iBGAa semi-additive process can be used to achieve a 30 μm L/S process or below. In substrate applications the maximum layer count is normally limited to 6 in order to secure high yields. A typical layer count in motherboard applications is from 8 to 10. [3, 4] 
IMB Application Areas
IMB application areas are presented in Table 1 The embedded core is typically less than 250 μm in thickness, with component thicknesses from 50 μm to 150 μm.
In order to fabricate a reliable 3 rd generation IMB interconnection, the component needs to have a minimum of 3 μm copper or gold plating. Future IMB technology will enable a bumpless interconnection with metallization thickness below 1 μm.
Reliability Evaluation
An iQFN product with one conductor layer was selected A summary of the reliability tests is presented in Table   2 . Typical JEDEC standards used in consumer electronics were selected to verify the reliability of the iQFN package.
Both package and board level tests were selected to 
Cost Impact of Assembly and Bumping Technologies
Component assembly cycle time has a crucial role in the total cost of IMB production. Therefore, it has been important for Imbera to develop a fast component-attachment method to enable wider technology acceptance. These Table 3 .
iBGA assembled using the Flip-Chip bonder is indexed to be 100%. The cost of the alternative bonding technologies is presented relative to the iBGA assembled using the FlipChip bonder. Shorter assembly time significantly reduces the total cost of component embedding due to lower amounts of allocated depreciation and factory overheads.
Also, the improved capacity significantly impacts the required facility and equipment investment needs.
In the assembly cost comparison, it can be noted that, by assembling the components with a chip shooter, the cost efficiency of IMB products can be improved by 20%. By optimizing the assembly process even further, costs can be reduced by 25% compared to iBGA products assembled with a Flip-Chip bonder.
Bumping of the embedded components is also an important cost factor. The bump is usually manufactured at the wafer level and the process includes several steps to form the desired metallization structure. Imbera 3 rd gen IMB technology utilizes standard Au or Cu bumping techniques to manufacture an IMB-optimized bump structure. While A cost comparison of the three different wafer-level processes is presented in Table 4 . These selected processes are WLP technology, an Imbera-specified copper-bumping process, and Imbera bumpless technology.
The cost comparison of the wafer-level processes shows that a remarkable cost saving is achieved by moving from current WLP technology to standard copper bumps.
Imbera's next generation solution of bumpless technology is expected to provide an 80% cost savings in the iBGA product.
Conclusions
In this paper, recent advancements in IMB technology in various product areas were presented. Also, a study to verify the reliability of IMB technology was shown and a sufficient reliability level was reported.
The cost of different assembly and wafer-level bumping technologies was studied. It was shown that a significant cost reduction can be achieved when moving from FlipChip assembled iBGAs to chip shooter technology (while still maintaining sufficient alignment accuracy for component placement). Also, it was shown that the cost of WLP increases the total cost of embedding and reduces the potential of the technology. Further, it was shown that a significant cost reduction can be achieved when adopting the bumpless IMB technology.
